In-situ SEE detection in integrated flip-flops

Electronic devices are sensitive to single event effects due to one ionizing particle creating a temporary voltage pulse in a transistor of a logic cell. This pulse is called a Single Event Transient. When this pulse is captured in a flip-flop or latch, wrong data can be retained and propagated, whi...

Full description

Bibliographic Details
Main Author: De Raedemaeker, Stefan
Other Authors: Matemaattis-luonnontieteellinen tiedekunta, Faculty of Sciences, Fysiikan laitos, Department of Physics, Jyväskylän yliopisto, University of Jyväskylä
Format: Master's thesis
Language:eng
Published: 2023
Subjects:
Online Access: https://jyx.jyu.fi/handle/123456789/89325
_version_ 1828193043906297856
author De Raedemaeker, Stefan
author2 Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä
author_facet De Raedemaeker, Stefan Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä De Raedemaeker, Stefan Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä
author_sort De Raedemaeker, Stefan
datasource_str_mv jyx
description Electronic devices are sensitive to single event effects due to one ionizing particle creating a temporary voltage pulse in a transistor of a logic cell. This pulse is called a Single Event Transient. When this pulse is captured in a flip-flop or latch, wrong data can be retained and propagated, which is called a Single Event Upset. This thesis proposes a circuit level method of detecting the occurrence of a Single Event Effect inside flip-flops, which can be reported to a central processing unit or a dedicated mitigation system. This work builds further on the principle of a double sampling flip-flop, where one main flip-flop captures the data at the positive clock edge, and a separate shadow flip-flop captures the data on a delayed clock edge. The main and delayed signals are compared by an exclusive or gate, after which this signal is latched to synchronize it with the sequential elements. When both the main output signal and the delayed output signal are the same, no temporary change in the data has occurred around the capturing clock edges of the flip-flops. But when the two signals differ, a transient or upset could have occurred, which needs to be reported. The thesis presents a double sampling flip-flop design working up to 250MHz in UMC 180 nm technology. The design is synthesized, placed and routed in a layout with a clock tree appropriate for the design. It is shown that the design is functional and can be used as a replacement for a single flip-flop. The groundwork is laid for a demonstrator chip with a shift register, where every standard cell flip-flop is replaced with the double sample flip-flop design during synthesis. All the Single Event Effects error signals originating from a section of double sampling flip-flops can be compressed through an OR-tree to maintain a single error signal for that section.
first_indexed 2023-10-02T20:00:52Z
format Pro gradu
free_online_boolean 1
fullrecord [{"key": "dc.contributor.advisor", "value": "Saign\u00e9, Fr\u00e9d\u00e9ric", "language": "", "element": "contributor", "qualifier": "advisor", "schema": "dc"}, {"key": "dc.contributor.advisor", "value": "Prinzie, Jeffrey", "language": "", "element": "contributor", "qualifier": "advisor", "schema": "dc"}, {"key": "dc.contributor.author", "value": "De Raedemaeker, Stefan", "language": "", "element": "contributor", "qualifier": "author", "schema": "dc"}, {"key": "dc.date.accessioned", "value": "2023-10-02T05:46:59Z", "language": null, "element": "date", "qualifier": "accessioned", "schema": "dc"}, {"key": "dc.date.available", "value": "2023-10-02T05:46:59Z", "language": null, "element": "date", "qualifier": "available", "schema": "dc"}, {"key": "dc.date.issued", "value": "2023", "language": "", "element": "date", "qualifier": "issued", "schema": "dc"}, {"key": "dc.identifier.uri", "value": "https://jyx.jyu.fi/handle/123456789/89325", "language": null, "element": "identifier", "qualifier": "uri", "schema": "dc"}, {"key": "dc.description.abstract", "value": "Electronic devices are sensitive to single event effects due to one ionizing particle creating a temporary voltage pulse in a transistor of a logic cell. This pulse is called a Single Event Transient. When this pulse is captured in a flip-flop or latch, wrong data can be retained and propagated, which is called a Single Event Upset.\nThis thesis proposes a circuit level method of detecting the occurrence of a Single Event Effect inside flip-flops, which can be reported to a central processing unit or a dedicated mitigation system. This work builds further on the principle of a double sampling flip-flop, where one main flip-flop captures the data at the positive clock edge, and a separate shadow flip-flop\ncaptures the data on a delayed clock edge. The main and delayed signals are compared by an exclusive or gate, after which this signal is latched to synchronize it with the sequential elements. When both the main output signal and the delayed output signal are the same, no temporary change in the data has occurred around the capturing clock edges of the flip-flops. But when the two signals differ, a transient or upset could have occurred, which needs to be reported.\nThe thesis presents a double sampling flip-flop design working up to 250MHz in UMC 180 nm technology. The design is synthesized, placed and routed in a layout with a clock tree appropriate for the design. It is shown that the design is functional and can be used as a replacement for a single flip-flop.\nThe groundwork is laid for a demonstrator chip with a shift register, where every standard cell flip-flop is replaced with the double sample flip-flop design during synthesis. All the Single Event Effects error signals originating from a section of double\nsampling flip-flops can be compressed through an OR-tree to maintain a single error signal for that section.", "language": "en", "element": "description", "qualifier": "abstract", "schema": "dc"}, {"key": "dc.description.provenance", "value": "Submitted by Paivi Vuorio (paelvuor@jyu.fi) on 2023-10-02T05:46:59Z\nNo. of bitstreams: 0", "language": "en", "element": "description", "qualifier": "provenance", "schema": "dc"}, {"key": "dc.description.provenance", "value": "Made available in DSpace on 2023-10-02T05:46:59Z (GMT). No. of bitstreams: 0\n Previous issue date: 2023", "language": "en", "element": "description", "qualifier": "provenance", "schema": "dc"}, {"key": "dc.format.extent", "value": "50", "language": "", "element": "format", "qualifier": "extent", "schema": "dc"}, {"key": "dc.language.iso", "value": "eng", "language": null, "element": "language", "qualifier": "iso", "schema": "dc"}, {"key": "dc.rights", "value": "In Copyright", "language": null, "element": "rights", "qualifier": null, "schema": "dc"}, {"key": "dc.title", "value": "In-situ SEE detection in integrated flip-flops", "language": "", "element": "title", "qualifier": null, "schema": "dc"}, {"key": "dc.type", "value": "master thesis", "language": null, "element": "type", "qualifier": null, "schema": "dc"}, {"key": "dc.identifier.urn", "value": "URN:NBN:fi:jyu-202310025339", "language": "", "element": "identifier", "qualifier": "urn", "schema": "dc"}, {"key": "dc.type.ontasot", "value": "Master\u2019s thesis", "language": "en", "element": "type", "qualifier": "ontasot", "schema": "dc"}, {"key": "dc.type.ontasot", "value": "Pro gradu -tutkielma", "language": "fi", "element": "type", "qualifier": "ontasot", "schema": "dc"}, {"key": "dc.contributor.faculty", "value": "Matemaattis-luonnontieteellinen tiedekunta", "language": "fi", "element": "contributor", "qualifier": "faculty", "schema": "dc"}, {"key": "dc.contributor.faculty", "value": "Faculty of Sciences", "language": "en", "element": "contributor", "qualifier": "faculty", "schema": "dc"}, {"key": "dc.contributor.department", "value": "Fysiikan laitos", "language": "fi", "element": "contributor", "qualifier": "department", "schema": "dc"}, {"key": "dc.contributor.department", "value": "Department of Physics", "language": "en", "element": "contributor", "qualifier": "department", "schema": "dc"}, {"key": "dc.contributor.organization", "value": "Jyv\u00e4skyl\u00e4n yliopisto", "language": "fi", "element": "contributor", "qualifier": "organization", "schema": "dc"}, {"key": "dc.contributor.organization", "value": "University of Jyv\u00e4skyl\u00e4", "language": "en", "element": "contributor", "qualifier": "organization", "schema": "dc"}, {"key": "dc.subject.discipline", "value": "Elektroniikka", "language": "fi", "element": "subject", "qualifier": "discipline", "schema": "dc"}, {"key": "dc.subject.discipline", "value": "Electronics", "language": "en", "element": "subject", "qualifier": "discipline", "schema": "dc"}, {"key": "yvv.contractresearch.funding", "value": "0", "language": "", "element": "contractresearch", "qualifier": "funding", "schema": "yvv"}, {"key": "dc.type.coar", "value": "http://purl.org/coar/resource_type/c_bdcc", "language": null, "element": "type", "qualifier": "coar", "schema": "dc"}, {"key": "dc.rights.copyright", "value": "\u00a9 The Author(s)", "language": null, "element": "rights", "qualifier": "copyright", "schema": "dc"}, {"key": "dc.rights.accesslevel", "value": "openAccess", "language": null, "element": "rights", "qualifier": "accesslevel", "schema": "dc"}, {"key": "dc.type.publication", "value": "masterThesis", "language": null, "element": "type", "qualifier": "publication", "schema": "dc"}, {"key": "dc.subject.oppiainekoodi", "value": "4022", "language": "", "element": "subject", "qualifier": "oppiainekoodi", "schema": "dc"}, {"key": "dc.subject.yso", "value": "mikroelektroniikka", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "s\u00e4teily", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "microelectronics", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "radiation", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.rights.url", "value": "https://rightsstatements.org/page/InC/1.0/", "language": null, "element": "rights", "qualifier": "url", "schema": "dc"}]
id jyx.123456789_89325
language eng
last_indexed 2025-03-31T20:01:43Z
main_date 2023-01-01T00:00:00Z
main_date_str 2023
online_boolean 1
online_urls_str_mv {"url":"https:\/\/jyx.jyu.fi\/bitstreams\/3dafca44-2551-4fef-a03e-a89f9c9d0775\/download","text":"URN:NBN:fi:jyu-202310025339.pdf","source":"jyx","mediaType":"application\/pdf"}
publishDate 2023
record_format qdc
source_str_mv jyx
spellingShingle De Raedemaeker, Stefan In-situ SEE detection in integrated flip-flops Elektroniikka Electronics 4022 mikroelektroniikka säteily microelectronics radiation
title In-situ SEE detection in integrated flip-flops
title_full In-situ SEE detection in integrated flip-flops
title_fullStr In-situ SEE detection in integrated flip-flops In-situ SEE detection in integrated flip-flops
title_full_unstemmed In-situ SEE detection in integrated flip-flops In-situ SEE detection in integrated flip-flops
title_short In-situ SEE detection in integrated flip-flops
title_sort in situ see detection in integrated flip flops
title_txtP In-situ SEE detection in integrated flip-flops
topic Elektroniikka Electronics 4022 mikroelektroniikka säteily microelectronics radiation
topic_facet 4022 Electronics Elektroniikka microelectronics mikroelektroniikka radiation säteily
url https://jyx.jyu.fi/handle/123456789/89325 http://www.urn.fi/URN:NBN:fi:jyu-202310025339
work_keys_str_mv AT deraedemaekerstefan insituseedetectioninintegratedflipflops