Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate

Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate

Phase Locked Loop (PLL)-based Clock and Data Recovery (CDR) circuits play a big role in communication systems for High-Energy Physics (HEP) since are used to generate a high-quality clock signal that maintains synchronicity between the electronic systems. The CDR topology proposed in this thesis can...

Full description

Bibliographic Details
Main Author: Marinaci, Stefano
Other Authors: Matemaattis-luonnontieteellinen tiedekunta, Faculty of Sciences, Fysiikan laitos, Department of Physics, Jyväskylän yliopisto, University of Jyväskylä
Format: Master's thesis
Language:eng
Published: 2023
Subjects:
PLL-based CDR
High-speed Link communication systems
low-noise PLL
Elektroniikka
Electronics
4022
Online Access: https://jyx.jyu.fi/handle/123456789/89109

Similar Items