Showing
1 - 1
results of
1
for search '
'
Skip to content
University of Jyväskylä
|
Thesis search
Language
Suomi
English
University of Jyväskylä
|
Thesis search
Language
Suomi
English
All Fields
Title
Author
Subject
Find
Advanced
Applied Filters:
subjects:
Remove Filter
low-noise PLL
Page will reload when a filter is removed.
Reset Filters
Page will reload when a filter is removed.
Reset Filters
Show filters (1)
subjects:
Remove Filter
low-noise PLL
Search Results
Suggested Topics within your search.
High-speed Link communication systems
1
PLL-based CDR
1
low-noise PLL
Showing
1 - 1
results of
1
for search '
'
, query time: 0.01s
Refine Results
Sort
Relevance
Date Descending
Date Ascending
Call Number
Author
Title
1
Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate
by
Marinaci, Stefano
Published 2023
Get full text
Get full text
Master's thesis
Search Tools:
RSS Feed
Refine Results
Page will reload when a filter is selected or excluded.
Available online
Format
Master's thesis
1 results
1
Year of Publication
From:
To:
subjects
High-speed Link communication systems
1 results
1
PLL-based CDR
1 results
1
low-noise PLL
Faculty
Matemaattis-luonnontieteellinen tiedekunta
1 results
1
automatic subjects
electronic circuits
1 results
1
electronics
1 results
1
history
1 results
1
locks
1 results
1
study
1 results
1
Language
eng
1 results
1