Showing
1 - 1
results of
1
for search '
'
Skip to content
University of Jyväskylä
|
Thesis search
Language
Suomi
English
University of Jyväskylä
|
Thesis search
Language
Suomi
English
All Fields
Title
Author
Subject
Find
Advanced
Applied Filters:
subjects:
5 filters
Remove Filter
chip design
AND
Remove Filter
simulation
AND
Remove Filter
simulointi
AND
Remove Filter
verification environment and testbenches
AND
Remove Filter
verifiointi
Page will reload when a filter is removed.
Reset Filters
Page will reload when a filter is removed.
Reset Filters
Show filters (5)
subjects:
5 filters
Remove Filter
chip design
AND
Remove Filter
simulation
AND
Remove Filter
simulointi
AND
Remove Filter
verification environment and testbenches
AND
Remove Filter
verifiointi
Search Results
Suggested Topics within your search.
UVM
1
chip design
microelectronics
1
mikroelektroniikka
1
simulation
simulointi
template code generator
1
verification
1
verification environment and testbenches
verifiointi
Showing
1 - 1
results of
1
for search '
'
, query time: 0.01s
Refine Results
Sort
Relevance
Date Descending
Date Ascending
Call Number
Author
Title
1
Template code generator for design verification based on universal verification methodology
by
Kahale, Theresa
Published 2023
Get full text
Get full text
Master's thesis
Search Tools:
RSS Feed
Refine Results
Page will reload when a filter is selected or excluded.
Available online
Format
Master's thesis
1 results
1
Year of Publication
From:
To:
subjects
UVM
1 results
1
chip design
microelectronics
1 results
1
mikroelektroniikka
1 results
1
simulation
simulointi
template code generator
1 results
1
verification
1 results
1
verification environment and testbenches
verifiointi
see all…
Faculty
Matemaattis-luonnontieteellinen tiedekunta
1 results
1
automatic subjects
computer programmes
1 results
1
design (artistic creation)
1 results
1
generators (devices)
1 results
1
modelling (representation)
1 results
1
verification
1 results
1
Language
eng
1 results
1