Design of an analog feature extraction for event-based neuromorphic processor

When climate change becomes more and more prevalent around the world, reducing power consumption of electronic devices, as a result, gets the close attention of the technological research. One of the research fields suggests the neuromorphic processor as one of the possible solutions. The processor...

Full description

Bibliographic Details
Main Author: Tran, Lan
Other Authors: Matemaattis-luonnontieteellinen tiedekunta, Faculty of Sciences, Fysiikan laitos, Department of Physics, Jyväskylän yliopisto, University of Jyväskylä
Format: Master's thesis
Language:eng
Published: 2024
Subjects:
Online Access: https://jyx.jyu.fi/handle/123456789/97143
_version_ 1826219063122067456
author Tran, Lan
author2 Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä
author_facet Tran, Lan Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä Tran, Lan Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä
author_sort Tran, Lan
datasource_str_mv jyx
description When climate change becomes more and more prevalent around the world, reducing power consumption of electronic devices, as a result, gets the close attention of the technological research. One of the research fields suggests the neuromorphic processor as one of the possible solutions. The processor has the potential to overcome the power bottleneck of. the traditional Von Neumann architecture, by emulating the way the human brain processes information every day. It is noticeable that the human brain consumes significantly low power to accomplish complex cognitive tasks, therefore, the brain-like (i.e. neuromorphic) processor is predicted to perform similarly in terms of power consumption. However, the neuromorphic processor does not have the common digital interface as the traditional ones. Consequently, the demand for compatible sensors (such as image, sound, etc.) needs to be satisfied. That is the main topic of this thesis. Developing an auditory analog feature extraction frontend aims to firstly provide a suitable input for the neuromorphic processor, and secondly achieve low power consumption. Resembling the neuromorphic approach, the sound sensor will have the overall architecture mimicking the human cochlea, a biological system preprocessing sound efficiently. However, the complete sound sensor is out of the thesis scope. As a steppingstone for the project, the thesis focuses on proposing a promising low power feature extraction frontend for the sensor. The frontend is made of an array of bandpass filters. The schematic and post-layout performance of one bandpass filter is evaluated in this thesis. The bandpass filter with a center frequency of 2.88 kHz and a quality factor of 2.51 has been designed in a 180nm technology. It consumes around 159 nW of static power
first_indexed 2024-09-23T20:00:39Z
format Pro gradu
free_online_boolean 1
fullrecord [{"key": "dc.contributor.advisor", "value": "Leroux, Paul", "language": "", "element": "contributor", "qualifier": "advisor", "schema": "dc"}, {"key": "dc.contributor.advisor", "value": "Zhang, Lei", "language": "", "element": "contributor", "qualifier": "advisor", "schema": "dc"}, {"key": "dc.contributor.advisor", "value": "Panter, Damian", "language": "", "element": "contributor", "qualifier": "advisor", "schema": "dc"}, {"key": "dc.contributor.author", "value": "Tran, Lan", "language": "", "element": "contributor", "qualifier": "author", "schema": "dc"}, {"key": "dc.date.accessioned", "value": "2024-09-23T06:17:42Z", "language": null, "element": "date", "qualifier": "accessioned", "schema": "dc"}, {"key": "dc.date.available", "value": "2024-09-23T06:17:42Z", "language": null, "element": "date", "qualifier": "available", "schema": "dc"}, {"key": "dc.date.issued", "value": "2024", "language": "", "element": "date", "qualifier": "issued", "schema": "dc"}, {"key": "dc.identifier.uri", "value": "https://jyx.jyu.fi/handle/123456789/97143", "language": null, "element": "identifier", "qualifier": "uri", "schema": "dc"}, {"key": "dc.description.abstract", "value": "When climate change becomes more and more prevalent around the world, reducing power consumption of electronic devices, as a result, gets the close attention of the technological research. One of the research fields suggests the neuromorphic processor as one of the possible solutions. The processor has the potential to overcome the power bottleneck of. the traditional Von Neumann architecture, by emulating the way the human brain processes information every day. It is noticeable that the human brain consumes significantly low power to accomplish complex cognitive tasks, therefore, the brain-like (i.e. neuromorphic) processor is predicted to perform similarly in terms of power consumption. However, the neuromorphic processor does not have the common digital interface as the traditional ones. Consequently, the demand for compatible sensors (such as image, sound, etc.) needs to be satisfied. That is the main topic of this thesis. Developing an auditory analog feature extraction frontend aims to firstly provide a suitable input for the neuromorphic processor, and secondly achieve low power consumption. Resembling the neuromorphic approach, the sound sensor will have the overall architecture mimicking the human cochlea, a biological system preprocessing sound efficiently. However, the complete sound sensor is out of the thesis scope. As a steppingstone for the project, the thesis focuses on proposing a promising low power feature extraction frontend for the sensor. The frontend is made of an array of bandpass filters. The schematic and post-layout performance of one bandpass filter is evaluated in this thesis. The bandpass filter with a center frequency of 2.88 kHz and a quality factor of 2.51 has been designed in a 180nm technology. It consumes around 159 nW of static power", "language": "en", "element": "description", "qualifier": "abstract", "schema": "dc"}, {"key": "dc.description.provenance", "value": "Submitted by Paivi Vuorio (paelvuor@jyu.fi) on 2024-09-23T06:17:42Z\nNo. of bitstreams: 0", "language": "en", "element": "description", "qualifier": "provenance", "schema": "dc"}, {"key": "dc.description.provenance", "value": "Made available in DSpace on 2024-09-23T06:17:42Z (GMT). No. of bitstreams: 0\n Previous issue date: 2024", "language": "en", "element": "description", "qualifier": "provenance", "schema": "dc"}, {"key": "dc.format.extent", "value": "62", "language": "", "element": "format", "qualifier": "extent", "schema": "dc"}, {"key": "dc.language.iso", "value": "eng", "language": null, "element": "language", "qualifier": "iso", "schema": "dc"}, {"key": "dc.rights", "value": "In Copyright", "language": "en", "element": "rights", "qualifier": null, "schema": "dc"}, {"key": "dc.title", "value": "Design of an analog feature extraction for event-based neuromorphic processor", "language": "", "element": "title", "qualifier": null, "schema": "dc"}, {"key": "dc.type", "value": "master thesis", "language": null, "element": "type", "qualifier": null, "schema": "dc"}, {"key": "dc.identifier.urn", "value": "URN:NBN:fi:jyu-202409236020", "language": null, "element": "identifier", "qualifier": "urn", "schema": "dc"}, {"key": "dc.type.ontasot", "value": "Master\u2019s thesis", "language": "en", "element": "type", "qualifier": "ontasot", "schema": "dc"}, {"key": "dc.type.ontasot", "value": "Pro gradu -tutkielma", "language": "fi", "element": "type", "qualifier": "ontasot", "schema": "dc"}, {"key": "dc.contributor.faculty", "value": "Matemaattis-luonnontieteellinen tiedekunta", "language": "fi", "element": "contributor", "qualifier": "faculty", "schema": "dc"}, {"key": "dc.contributor.faculty", "value": "Faculty of Sciences", "language": "en", "element": "contributor", "qualifier": "faculty", "schema": "dc"}, {"key": "dc.contributor.department", "value": "Fysiikan laitos", "language": "fi", "element": "contributor", "qualifier": "department", "schema": "dc"}, {"key": "dc.contributor.department", "value": "Department of Physics", "language": "en", "element": "contributor", "qualifier": "department", "schema": "dc"}, {"key": "dc.contributor.organization", "value": "Jyv\u00e4skyl\u00e4n yliopisto", "language": "fi", "element": "contributor", "qualifier": "organization", "schema": "dc"}, {"key": "dc.contributor.organization", "value": "University of Jyv\u00e4skyl\u00e4", "language": "en", "element": "contributor", "qualifier": "organization", "schema": "dc"}, {"key": "dc.subject.discipline", "value": "Elektroniikka", "language": "fi", "element": "subject", "qualifier": "discipline", "schema": "dc"}, {"key": "dc.subject.discipline", "value": "Electronics", "language": "en", "element": "subject", "qualifier": "discipline", "schema": "dc"}, {"key": "yvv.contractresearch.collaborator", "value": "public", "language": "", "element": "contractresearch", "qualifier": "collaborator", "schema": "yvv"}, {"key": "yvv.contractresearch.funding", "value": "511 euro / month", "language": "", "element": "contractresearch", "qualifier": "funding", "schema": "yvv"}, {"key": "yvv.contractresearch.initiative", "value": "student", "language": "", "element": "contractresearch", "qualifier": "initiative", "schema": "yvv"}, {"key": "dc.type.coar", "value": "http://purl.org/coar/resource_type/c_bdcc", "language": null, "element": "type", "qualifier": "coar", "schema": "dc"}, {"key": "dc.rights.accesslevel", "value": "openAccess", "language": null, "element": "rights", "qualifier": "accesslevel", "schema": "dc"}, {"key": "dc.type.publication", "value": "masterThesis", "language": null, "element": "type", "qualifier": "publication", "schema": "dc"}, {"key": "dc.subject.oppiainekoodi", "value": "4022", "language": "", "element": "subject", "qualifier": "oppiainekoodi", "schema": "dc"}, {"key": "dc.subject.yso", "value": "analogiatekniikka", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "signaalianalyysi", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "mikropiirit", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "analog technology", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "signal analysis", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "microcircuits", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.rights.url", "value": "https://rightsstatements.org/page/InC/1.0/", "language": null, "element": "rights", "qualifier": "url", "schema": "dc"}]
id jyx.123456789_97143
language eng
last_indexed 2025-02-18T10:55:24Z
main_date 2024-01-01T00:00:00Z
main_date_str 2024
online_boolean 1
online_urls_str_mv {"url":"https:\/\/jyx.jyu.fi\/bitstreams\/c0ab300a-c8b2-46e7-b4ee-944a86a13295\/download","text":"URN:NBN:fi:jyu-202409236020.pdf","source":"jyx","mediaType":"application\/pdf"}
publishDate 2024
record_format qdc
source_str_mv jyx
spellingShingle Tran, Lan Design of an analog feature extraction for event-based neuromorphic processor Elektroniikka Electronics 4022 analogiatekniikka signaalianalyysi mikropiirit analog technology signal analysis microcircuits
title Design of an analog feature extraction for event-based neuromorphic processor
title_full Design of an analog feature extraction for event-based neuromorphic processor
title_fullStr Design of an analog feature extraction for event-based neuromorphic processor Design of an analog feature extraction for event-based neuromorphic processor
title_full_unstemmed Design of an analog feature extraction for event-based neuromorphic processor Design of an analog feature extraction for event-based neuromorphic processor
title_short Design of an analog feature extraction for event-based neuromorphic processor
title_sort design of an analog feature extraction for event based neuromorphic processor
title_txtP Design of an analog feature extraction for event-based neuromorphic processor
topic Elektroniikka Electronics 4022 analogiatekniikka signaalianalyysi mikropiirit analog technology signal analysis microcircuits
topic_facet 4022 Electronics Elektroniikka analog technology analogiatekniikka microcircuits mikropiirit signaalianalyysi signal analysis
url https://jyx.jyu.fi/handle/123456789/97143 http://www.urn.fi/URN:NBN:fi:jyu-202409236020
work_keys_str_mv AT tranlan designofananalogfeatureextractionforeventbasedneuromorphicprocessor