Delay line design for high-resolution time-to-digital converters

Microelectronic technology is constantly scaling towards more modern, advanced, smaller technology nodes, which allows higher operational speeds and more robustness to total ionising dose. However, the technology downscaling also lowers supply voltage, thus shrinking the available headroom for the v...

Full description

Bibliographic Details
Main Author: Khoruzhenko, Olha
Other Authors: Matemaattis-luonnontieteellinen tiedekunta, Faculty of Sciences, Fysiikan laitos, Department of Physics, Jyväskylän yliopisto, University of Jyväskylä
Format: Master's thesis
Language:eng
Published: 2024
Subjects:
Online Access: https://jyx.jyu.fi/handle/123456789/97118
_version_ 1825675452035891200
author Khoruzhenko, Olha
author2 Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä
author_facet Khoruzhenko, Olha Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä Khoruzhenko, Olha Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä
author_sort Khoruzhenko, Olha
datasource_str_mv jyx
description Microelectronic technology is constantly scaling towards more modern, advanced, smaller technology nodes, which allows higher operational speeds and more robustness to total ionising dose. However, the technology downscaling also lowers supply voltage, thus shrinking the available headroom for the voltage domain operations. That is why more and more attention is paid to the processing of the analog signal in the time domain, where zero crossings of a signal represent analog information. That is why time-to-digital converters (TDC) take the stage instead of analog-to-digital converters (ADC). Moreover, in order to withstand harsh environments to be able to operate in the field of high energy and nuclear physics and space, these devices have to be able to tolerate the ionising radiation effects, thus, radiation hardening is required to mitigate this degradation caused by these effects. This thesis aims to thoroughly explore the fundamental architectures of TDC, and propose and compare more advanced system architectures for time-to-digital converters, which would allow to improve possible resolution and power consumption (which is the main bottleneck for space applications and battery-powered devices) in comparison to the existing designs. Detailed analysis of the Lee-Kim and Maneatis delay cells is conducted, covering minimal achievable delay, power consumption, the effect of local mismatch on the performance, jitter and supply sensitivity, in two different technologies: UMC 180nm and TSMC 65nm. The performances of the cells have been compared and the best one was chosen for the design of the delay line for precise timing signal generation. The solution for delay cell enhancement to be suitable for specific architectures is given for enabling coarse-fine tuning. The sub-gate delay resolution in the order of pico-seconds is discussed and is achieved by using local passive interpolation, feed-forwarding technique and their combination. Additionally, the final design of a high-speed delay line is discussed, incorporating various improvements to ensure the correct operation of the delay line at high clock frequency in all process corners. The work concludes with a novel approach to mitigating supply sensitivity using active DAC control to amplify and counteract supply fluctuations, ensuring improved performance and reliability.
first_indexed 2024-09-20T20:00:23Z
format Pro gradu
free_online_boolean 1
fullrecord [{"key": "dc.contributor.advisor", "value": "Leroux, Paul", "language": "", "element": "contributor", "qualifier": "advisor", "schema": "dc"}, {"key": "dc.contributor.author", "value": "Khoruzhenko, Olha", "language": "", "element": "contributor", "qualifier": "author", "schema": "dc"}, {"key": "dc.date.accessioned", "value": "2024-09-20T09:08:24Z", "language": null, "element": "date", "qualifier": "accessioned", "schema": "dc"}, {"key": "dc.date.available", "value": "2024-09-20T09:08:24Z", "language": null, "element": "date", "qualifier": "available", "schema": "dc"}, {"key": "dc.date.issued", "value": "2024", "language": "", "element": "date", "qualifier": "issued", "schema": "dc"}, {"key": "dc.identifier.uri", "value": "https://jyx.jyu.fi/handle/123456789/97118", "language": null, "element": "identifier", "qualifier": "uri", "schema": "dc"}, {"key": "dc.description.abstract", "value": "Microelectronic technology is constantly scaling towards more modern, advanced, smaller technology nodes, which allows higher operational speeds and more robustness to total ionising dose. However, the technology downscaling also lowers supply voltage, thus shrinking the available headroom for the voltage domain operations. That is why more and more attention is paid to the processing of the analog signal in the time domain, where zero crossings of a signal represent analog information. That is why time-to-digital converters (TDC) take the stage instead of analog-to-digital converters (ADC). Moreover, in order to withstand harsh environments to be able to operate in the field of high energy and nuclear physics and space, these devices have to be able to tolerate the ionising radiation effects, thus, radiation hardening is required to mitigate this degradation caused by these effects.\nThis thesis aims to thoroughly explore the fundamental architectures of TDC, and propose and compare more advanced system architectures for time-to-digital converters, which would allow to improve possible resolution and power consumption (which is the main bottleneck for space applications and battery-powered devices) in comparison to the existing designs. \nDetailed analysis of the Lee-Kim and Maneatis delay cells is conducted, covering minimal achievable delay, power consumption, the effect of local mismatch on the performance, jitter and supply sensitivity, in two different technologies: UMC 180nm and TSMC 65nm. The performances of the cells have been compared and the best one was chosen for the design of the delay line for precise timing signal generation. The solution for delay cell enhancement to be suitable for specific architectures is given for enabling coarse-fine tuning. \nThe sub-gate delay resolution in the order of pico-seconds is discussed and is achieved by using local passive interpolation, feed-forwarding technique and their combination.\nAdditionally, the final design of a high-speed delay line is discussed, incorporating various improvements to ensure the correct operation of the delay line at high clock frequency in all process corners. The work concludes with a novel approach to mitigating supply sensitivity using active DAC control to amplify and counteract supply fluctuations, ensuring improved performance and reliability.", "language": "en", "element": "description", "qualifier": "abstract", "schema": "dc"}, {"key": "dc.description.provenance", "value": "Submitted by Paivi Vuorio (paelvuor@jyu.fi) on 2024-09-20T09:08:24Z\nNo. of bitstreams: 0", "language": "en", "element": "description", "qualifier": "provenance", "schema": "dc"}, {"key": "dc.description.provenance", "value": "Made available in DSpace on 2024-09-20T09:08:24Z (GMT). No. of bitstreams: 0\n Previous issue date: 2024", "language": "en", "element": "description", "qualifier": "provenance", "schema": "dc"}, {"key": "dc.format.extent", "value": "65", "language": "", "element": "format", "qualifier": "extent", "schema": "dc"}, {"key": "dc.language.iso", "value": "eng", "language": null, "element": "language", "qualifier": "iso", "schema": "dc"}, {"key": "dc.rights", "value": "In Copyright", "language": "en", "element": "rights", "qualifier": null, "schema": "dc"}, {"key": "dc.title", "value": "Delay line design for high-resolution time-to-digital converters", "language": "", "element": "title", "qualifier": null, "schema": "dc"}, {"key": "dc.type", "value": "master thesis", "language": null, "element": "type", "qualifier": null, "schema": "dc"}, {"key": "dc.identifier.urn", "value": "URN:NBN:fi:jyu-202409205995", "language": null, "element": "identifier", "qualifier": "urn", "schema": "dc"}, {"key": "dc.type.ontasot", "value": "Master\u2019s thesis", "language": "en", "element": "type", "qualifier": "ontasot", "schema": "dc"}, {"key": "dc.type.ontasot", "value": "Pro gradu -tutkielma", "language": "fi", "element": "type", "qualifier": "ontasot", "schema": "dc"}, {"key": "dc.contributor.faculty", "value": "Matemaattis-luonnontieteellinen tiedekunta", "language": "fi", "element": "contributor", "qualifier": "faculty", "schema": "dc"}, {"key": "dc.contributor.faculty", "value": "Faculty of Sciences", "language": "en", "element": "contributor", "qualifier": "faculty", "schema": "dc"}, {"key": "dc.contributor.department", "value": "Fysiikan laitos", "language": "fi", "element": "contributor", "qualifier": "department", "schema": "dc"}, {"key": "dc.contributor.department", "value": "Department of Physics", "language": "en", "element": "contributor", "qualifier": "department", "schema": "dc"}, {"key": "dc.contributor.organization", "value": "Jyv\u00e4skyl\u00e4n yliopisto", "language": "fi", "element": "contributor", "qualifier": "organization", "schema": "dc"}, {"key": "dc.contributor.organization", "value": "University of Jyv\u00e4skyl\u00e4", "language": "en", "element": "contributor", "qualifier": "organization", "schema": "dc"}, {"key": "dc.subject.discipline", "value": "Elektroniikka", "language": "fi", "element": "subject", "qualifier": "discipline", "schema": "dc"}, {"key": "dc.subject.discipline", "value": "Electronics", "language": "en", "element": "subject", "qualifier": "discipline", "schema": "dc"}, {"key": "yvv.contractresearch.funding", "value": "0", "language": "", "element": "contractresearch", "qualifier": "funding", "schema": "yvv"}, {"key": "dc.type.coar", "value": "http://purl.org/coar/resource_type/c_bdcc", "language": null, "element": "type", "qualifier": "coar", "schema": "dc"}, {"key": "dc.rights.accesslevel", "value": "openAccess", "language": null, "element": "rights", "qualifier": "accesslevel", "schema": "dc"}, {"key": "dc.type.publication", "value": "masterThesis", "language": null, "element": "type", "qualifier": "publication", "schema": "dc"}, {"key": "dc.subject.oppiainekoodi", "value": "4022", "language": "", "element": "subject", "qualifier": "oppiainekoodi", "schema": "dc"}, {"key": "dc.subject.yso", "value": "ionisoiva s\u00e4teily", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "mikropiirit", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "j\u00e4nnite", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "muuntimet", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "palaute", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "suunnittelu", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "elektroniset piirit", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "elektroniikka", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "viiv\u00e4stys", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "ionising radiation", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "microcircuits", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "voltage", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "converters (electrical devices)", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "feedback", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "planning and design", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "electronic circuits", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "electronics", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "delay", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.rights.url", "value": "https://rightsstatements.org/page/InC/1.0/", "language": null, "element": "rights", "qualifier": "url", "schema": "dc"}]
id jyx.123456789_97118
language eng
last_indexed 2025-02-18T10:54:15Z
main_date 2024-01-01T00:00:00Z
main_date_str 2024
online_boolean 1
online_urls_str_mv {"url":"https:\/\/jyx.jyu.fi\/bitstreams\/01339381-7d50-4b8c-a945-ad82b61427d6\/download","text":"URN:NBN:fi:jyu-202409205995.pdf","source":"jyx","mediaType":"application\/pdf"}
publishDate 2024
record_format qdc
source_str_mv jyx
spellingShingle Khoruzhenko, Olha Delay line design for high-resolution time-to-digital converters Elektroniikka Electronics 4022 ionisoiva säteily mikropiirit jännite muuntimet palaute suunnittelu elektroniset piirit elektroniikka viivästys ionising radiation microcircuits voltage converters (electrical devices) feedback planning and design electronic circuits electronics delay
title Delay line design for high-resolution time-to-digital converters
title_full Delay line design for high-resolution time-to-digital converters
title_fullStr Delay line design for high-resolution time-to-digital converters Delay line design for high-resolution time-to-digital converters
title_full_unstemmed Delay line design for high-resolution time-to-digital converters Delay line design for high-resolution time-to-digital converters
title_short Delay line design for high-resolution time-to-digital converters
title_sort delay line design for high resolution time to digital converters
title_txtP Delay line design for high-resolution time-to-digital converters
topic Elektroniikka Electronics 4022 ionisoiva säteily mikropiirit jännite muuntimet palaute suunnittelu elektroniset piirit elektroniikka viivästys ionising radiation microcircuits voltage converters (electrical devices) feedback planning and design electronic circuits electronics delay
topic_facet 4022 Electronics Elektroniikka converters (electrical devices) delay electronic circuits electronics elektroniikka elektroniset piirit feedback ionising radiation ionisoiva säteily jännite microcircuits mikropiirit muuntimet palaute planning and design suunnittelu viivästys voltage
url https://jyx.jyu.fi/handle/123456789/97118 http://www.urn.fi/URN:NBN:fi:jyu-202409205995
work_keys_str_mv AT khoruzhenkoolha delaylinedesignforhighresolutiontimetodigitalconverters