Precise delay generation using differential-input delay cells used in delay-locked-loop

With the advancement of technology, integrated circuits became smaller and faster with ever-decreasing technology nodes. The voltage headroom to work with analog circuits became smaller with the downscaling and it paved the path to process the analog signals in time domain. Time-to-digital converter...

Täydet tiedot

Bibliografiset tiedot
Päätekijä: Nahid, Hasan, MD
Muut tekijät: Matemaattis-luonnontieteellinen tiedekunta, Faculty of Sciences, Fysiikan laitos, Department of Physics, Jyväskylän yliopisto, University of Jyväskylä
Aineistotyyppi: Pro gradu
Kieli:eng
Julkaistu: 2023
Aiheet:
Linkit: https://jyx.jyu.fi/handle/123456789/89367
_version_ 1826225769809969152
author Nahid, Hasan, MD
author2 Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä
author_facet Nahid, Hasan, MD Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä Nahid, Hasan, MD Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä
author_sort Nahid, Hasan, MD
datasource_str_mv jyx
description With the advancement of technology, integrated circuits became smaller and faster with ever-decreasing technology nodes. The voltage headroom to work with analog circuits became smaller with the downscaling and it paved the path to process the analog signals in time domain. Time-to-digital converter is that kind of device that can take advantage of processing the signal in time domain with picosecond resolution. A delay-locked-loop (DLL) based TDC uses a delay line which acts as the timing generator. Like a phase-locked-loop (PLL), a DLL is also constituted by a phase detector, charge pump, and voltage-controlled delay line. The number of delay cells in the delay line depends on the total amount of time that needs to be measured. Although an additional counter could act as coarse converter to increase the dynamic range. Every individual cell produces the same amount of delay that defines the resolution of the TDC. A delay cell can be single-ended which is a current-starved structure or differential-input structure that produces picosecond delay. The delay of every individual cell can be controlled externally by the control voltage. A single-ended buffer can have the advantage of less power consumption, and less area but a differential stage can obviously perform better in terms of noise rejection. High noise and environmental variation immunity is the primary concern for the delay line as it causes output jitter in the timing generator. This thesis presents the comparison between the two most used differential-input buffer architectures that are used for timing generation in DLL-based TDCs: Maneatis cell and Lee-Kim cell. Maneatis cell is a fully differential architecture where the NMOS tail current source is biased with self-biasing technique. This self-biasing structure omits the requirement to use a different process-independent bandgap reference voltage for the biasing. On the other hand, the Lee-Kim cell is a pseudo-differential architecture with two cross-coupled inverters where both PMOS transistors are current starved. Less voltage headroom requirement, and high output swing can be the aspects by which one can tend to choose Lee-Kim cell as it does not have any tail current source but their performances against process, voltage, and temperature (PVT) variations are worth considering. This thesis presents how these two delay cell architectures perform in PVT variations and random mismatch. Obviously, for a DLL, an external reference clock is needed which has a frequency in GHz range and requires a PLL. But that is also one aspect which can be seen in the future.
first_indexed 2023-10-04T20:26:18Z
format Pro gradu
free_online_boolean 1
fullrecord [{"key": "dc.contributor.advisor", "value": "Leroux, Paul", "language": "", "element": "contributor", "qualifier": "advisor", "schema": "dc"}, {"key": "dc.contributor.advisor", "value": "Prinzie, Jeffrey", "language": "", "element": "contributor", "qualifier": "advisor", "schema": "dc"}, {"key": "dc.contributor.author", "value": "Nahid, Hasan, MD", "language": "", "element": "contributor", "qualifier": "author", "schema": "dc"}, {"key": "dc.date.accessioned", "value": "2023-10-04T05:31:36Z", "language": null, "element": "date", "qualifier": "accessioned", "schema": "dc"}, {"key": "dc.date.available", "value": "2023-10-04T05:31:36Z", "language": null, "element": "date", "qualifier": "available", "schema": "dc"}, {"key": "dc.date.issued", "value": "2023", "language": "", "element": "date", "qualifier": "issued", "schema": "dc"}, {"key": "dc.identifier.uri", "value": "https://jyx.jyu.fi/handle/123456789/89367", "language": null, "element": "identifier", "qualifier": "uri", "schema": "dc"}, {"key": "dc.description.abstract", "value": "With the advancement of technology, integrated circuits became smaller and faster with ever-decreasing technology nodes. The voltage headroom to work with analog circuits became smaller with the downscaling and it paved the path to process the analog signals in time domain. Time-to-digital converter is that kind of device that can take advantage of processing the signal in time domain with picosecond resolution. A delay-locked-loop (DLL) based TDC uses a delay line which acts as the timing generator. Like a phase-locked-loop (PLL), a DLL is also constituted by a phase detector, charge pump, and voltage-controlled delay line. The number of delay cells in the delay line depends on the total amount of time that needs to be measured. Although an additional counter could act as coarse converter to increase the dynamic range. Every individual cell produces the same amount of delay that defines the resolution of the TDC.\n\nA delay cell can be single-ended which is a current-starved structure or differential-input structure that produces picosecond delay. The delay of every individual cell can be controlled externally by the control voltage. A single-ended buffer can have the advantage of less power consumption, and less area but a differential stage can obviously perform better in terms of noise rejection. High noise and environmental variation immunity is the primary concern for the delay line as it causes output jitter in the timing generator. \n\nThis thesis presents the comparison between the two most used differential-input buffer architectures that are used for timing generation in DLL-based TDCs: Maneatis cell and Lee-Kim cell. Maneatis cell is a fully differential architecture where the NMOS tail current source is biased with self-biasing technique. This self-biasing structure omits the requirement to use a different process-independent bandgap reference voltage for the biasing. On the other hand, the Lee-Kim cell is a pseudo-differential architecture with two cross-coupled inverters where both PMOS transistors are current starved. Less voltage headroom requirement, and high output swing can be the aspects by which one can tend to choose Lee-Kim cell as it does not have any tail current source but their performances against process, voltage, and temperature (PVT) variations are worth considering.\n\nThis thesis presents how these two delay cell architectures perform in PVT variations and random mismatch. Obviously, for a DLL, an external reference clock is needed which has a frequency in GHz range and requires a PLL. But that is also one aspect which can be seen in the future.", "language": "en", "element": "description", "qualifier": "abstract", "schema": "dc"}, {"key": "dc.description.provenance", "value": "Submitted by Paivi Vuorio (paelvuor@jyu.fi) on 2023-10-04T05:31:36Z\nNo. of bitstreams: 0", "language": "en", "element": "description", "qualifier": "provenance", "schema": "dc"}, {"key": "dc.description.provenance", "value": "Made available in DSpace on 2023-10-04T05:31:36Z (GMT). No. of bitstreams: 0\n Previous issue date: 2023", "language": "en", "element": "description", "qualifier": "provenance", "schema": "dc"}, {"key": "dc.format.extent", "value": "52", "language": "", "element": "format", "qualifier": "extent", "schema": "dc"}, {"key": "dc.language.iso", "value": "eng", "language": null, "element": "language", "qualifier": "iso", "schema": "dc"}, {"key": "dc.rights", "value": "In Copyright", "language": null, "element": "rights", "qualifier": null, "schema": "dc"}, {"key": "dc.subject.other", "value": "TDC", "language": "", "element": "subject", "qualifier": "other", "schema": "dc"}, {"key": "dc.subject.other", "value": "delay cell", "language": "", "element": "subject", "qualifier": "other", "schema": "dc"}, {"key": "dc.subject.other", "value": "Maneatis cell", "language": "", "element": "subject", "qualifier": "other", "schema": "dc"}, {"key": "dc.subject.other", "value": "Lee-Kim cell", "language": "", "element": "subject", "qualifier": "other", "schema": "dc"}, {"key": "dc.subject.other", "value": "PLL", "language": "", "element": "subject", "qualifier": "other", "schema": "dc"}, {"key": "dc.subject.other", "value": "PLL", "language": "", "element": "subject", "qualifier": "other", "schema": "dc"}, {"key": "dc.title", "value": "Precise delay generation using differential-input delay cells used in delay-locked-loop", "language": "", "element": "title", "qualifier": null, "schema": "dc"}, {"key": "dc.type", "value": "master thesis", "language": null, "element": "type", "qualifier": null, "schema": "dc"}, {"key": "dc.identifier.urn", "value": "URN:NBN:fi:jyu-202310045387", "language": "", "element": "identifier", "qualifier": "urn", "schema": "dc"}, {"key": "dc.type.ontasot", "value": "Master\u2019s thesis", "language": "en", "element": "type", "qualifier": "ontasot", "schema": "dc"}, {"key": "dc.type.ontasot", "value": "Pro gradu -tutkielma", "language": "fi", "element": "type", "qualifier": "ontasot", "schema": "dc"}, {"key": "dc.contributor.faculty", "value": "Matemaattis-luonnontieteellinen tiedekunta", "language": "fi", "element": "contributor", "qualifier": "faculty", "schema": "dc"}, {"key": "dc.contributor.faculty", "value": "Faculty of Sciences", "language": "en", "element": "contributor", "qualifier": "faculty", "schema": "dc"}, {"key": "dc.contributor.department", "value": "Fysiikan laitos", "language": "fi", "element": "contributor", "qualifier": "department", "schema": "dc"}, {"key": "dc.contributor.department", "value": "Department of Physics", "language": "en", "element": "contributor", "qualifier": "department", "schema": "dc"}, {"key": "dc.contributor.organization", "value": "Jyv\u00e4skyl\u00e4n yliopisto", "language": "fi", "element": "contributor", "qualifier": "organization", "schema": "dc"}, {"key": "dc.contributor.organization", "value": "University of Jyv\u00e4skyl\u00e4", "language": "en", "element": "contributor", "qualifier": "organization", "schema": "dc"}, {"key": "dc.subject.discipline", "value": "Elektroniikka", "language": "fi", "element": "subject", "qualifier": "discipline", "schema": "dc"}, {"key": "dc.subject.discipline", "value": "Electronics", "language": "en", "element": "subject", "qualifier": "discipline", "schema": "dc"}, {"key": "yvv.contractresearch.funding", "value": "0", "language": "", "element": "contractresearch", "qualifier": "funding", "schema": "yvv"}, {"key": "yvv.contractresearch.initiative", "value": "university", "language": "", "element": "contractresearch", "qualifier": "initiative", "schema": "yvv"}, {"key": "dc.type.coar", "value": "http://purl.org/coar/resource_type/c_bdcc", "language": null, "element": "type", "qualifier": "coar", "schema": "dc"}, {"key": "dc.rights.copyright", "value": "\u00a9 The Author(s)", "language": null, "element": "rights", "qualifier": "copyright", "schema": "dc"}, {"key": "dc.rights.accesslevel", "value": "openAccess", "language": null, "element": "rights", "qualifier": "accesslevel", "schema": "dc"}, {"key": "dc.type.publication", "value": "masterThesis", "language": null, "element": "type", "qualifier": "publication", "schema": "dc"}, {"key": "dc.subject.oppiainekoodi", "value": "4022", "language": "", "element": "subject", "qualifier": "oppiainekoodi", "schema": "dc"}, {"key": "dc.subject.yso", "value": "viiv\u00e4stys", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "pulssikoodimodulaatio", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "mikroelektroniikka", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "delay", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "pulse code modulation", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.subject.yso", "value": "microelectronics", "language": null, "element": "subject", "qualifier": "yso", "schema": "dc"}, {"key": "dc.rights.url", "value": "https://rightsstatements.org/page/InC/1.0/", "language": null, "element": "rights", "qualifier": "url", "schema": "dc"}]
id jyx.123456789_89367
language eng
last_indexed 2025-02-18T10:54:40Z
main_date 2023-01-01T00:00:00Z
main_date_str 2023
online_boolean 1
online_urls_str_mv {"url":"https:\/\/jyx.jyu.fi\/bitstreams\/4ac1b067-c718-46f9-9696-644c3fd71c42\/download","text":"URN:NBN:fi:jyu-202310045387.pdf","source":"jyx","mediaType":"application\/pdf"}
publishDate 2023
record_format qdc
source_str_mv jyx
spellingShingle Nahid, Hasan, MD Precise delay generation using differential-input delay cells used in delay-locked-loop TDC delay cell Maneatis cell Lee-Kim cell PLL Elektroniikka Electronics 4022 viivästys pulssikoodimodulaatio mikroelektroniikka delay pulse code modulation microelectronics
title Precise delay generation using differential-input delay cells used in delay-locked-loop
title_full Precise delay generation using differential-input delay cells used in delay-locked-loop
title_fullStr Precise delay generation using differential-input delay cells used in delay-locked-loop Precise delay generation using differential-input delay cells used in delay-locked-loop
title_full_unstemmed Precise delay generation using differential-input delay cells used in delay-locked-loop Precise delay generation using differential-input delay cells used in delay-locked-loop
title_short Precise delay generation using differential-input delay cells used in delay-locked-loop
title_sort precise delay generation using differential input delay cells used in delay locked loop
title_txtP Precise delay generation using differential-input delay cells used in delay-locked-loop
topic TDC delay cell Maneatis cell Lee-Kim cell PLL Elektroniikka Electronics 4022 viivästys pulssikoodimodulaatio mikroelektroniikka delay pulse code modulation microelectronics
topic_facet 4022 Electronics Elektroniikka Lee-Kim cell Maneatis cell PLL TDC delay delay cell microelectronics mikroelektroniikka pulse code modulation pulssikoodimodulaatio viivästys
url https://jyx.jyu.fi/handle/123456789/89367 http://www.urn.fi/URN:NBN:fi:jyu-202310045387
work_keys_str_mv AT nahidhasanmd precisedelaygenerationusingdifferentialinputdelaycellsusedindelaylockedloop