Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate

Phase Locked Loop (PLL)-based Clock and Data Recovery (CDR) circuits play a big role in communication systems for High-Energy Physics (HEP) since are used to generate a high-quality clock signal that maintains synchronicity between the electronic systems. The CDR topology proposed in this thesis can...

Full description

Bibliographic Details
Main Author: Marinaci, Stefano
Other Authors: Matemaattis-luonnontieteellinen tiedekunta, Faculty of Sciences, Fysiikan laitos, Department of Physics, Jyväskylän yliopisto, University of Jyväskylä
Format: Master's thesis
Language:eng
Published: 2023
Subjects:
Online Access: https://jyx.jyu.fi/handle/123456789/89109
_version_ 1826225768134344704
author Marinaci, Stefano
author2 Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä
author_facet Marinaci, Stefano Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä Marinaci, Stefano Matemaattis-luonnontieteellinen tiedekunta Faculty of Sciences Fysiikan laitos Department of Physics Jyväskylän yliopisto University of Jyväskylä
author_sort Marinaci, Stefano
datasource_str_mv jyx
description Phase Locked Loop (PLL)-based Clock and Data Recovery (CDR) circuits play a big role in communication systems for High-Energy Physics (HEP) since are used to generate a high-quality clock signal that maintains synchronicity between the electronic systems. The CDR topology proposed in this thesis can be used to support the development of ASIC that finds application in high-speed link communication systems in the clock distribution system of the High Luminosity Large Hadron Collider (HL-LHC) detectors at CERN. The thesis results from a study based on a theoretical analysis supported by simulations. This proposed work aims to describe the operation of a PLL-based CDR through a highlevel behavioural analysis in Verilog. Advanced analyses are performed by using the Cadence Simulation Platform for modelling the system and Python scripting for requirement definition and post-processing of the data. The dependency of the phase noise and jitter of the PLL is a topic that is relevant in systems designed for high-frequency synthesis, and the analysis of the jitter behaviour is required to minimize the noise contribution. During the design phase, each architectural choice comes with pros and cons, therefore high-level considerations are derived from this study. Different sources of noise are introduced and the effects on the CDR operation are studied to minimize the jitter contribution coming from the reference data stream and from the Digital Control Oscillator (DCO). Furthermore, three CDR topologies that differ from the implementation logic of the downsampler connected at the output of the phase detector are compared. The comparison is done in terms of architectural complexity, bandwidth, jitter, and time to lock. As a result of the study, it is possible to conclude that a different implementation of downsampler logic generates a different phase detector gain in the feedback system, changing the dynamics of the system and its behaviour both in the time and frequency domains. However, it is possible to compensate for the variation of the phase detector gain by selecting different parameters for the digital filter, making in principle the behaviour of the three solutions equivalent.
first_indexed 2023-09-15T20:01:02Z
format Pro gradu
free_online_boolean 1
fullrecord [{"key": "dc.contributor.author", "value": "Marinaci, Stefano", "language": "", "element": "contributor", "qualifier": "author", "schema": "dc"}, {"key": "dc.date.accessioned", "value": "2023-09-15T05:03:14Z", "language": null, "element": "date", "qualifier": "accessioned", "schema": "dc"}, {"key": "dc.date.available", "value": "2023-09-15T05:03:14Z", "language": null, "element": "date", "qualifier": "available", "schema": "dc"}, {"key": "dc.date.issued", "value": "2023", "language": "", "element": "date", "qualifier": "issued", "schema": "dc"}, {"key": "dc.identifier.uri", "value": "https://jyx.jyu.fi/handle/123456789/89109", "language": null, "element": "identifier", "qualifier": "uri", "schema": "dc"}, {"key": "dc.description.abstract", "value": "Phase Locked Loop (PLL)-based Clock and Data Recovery (CDR) circuits play a big role in communication systems for High-Energy Physics (HEP) since are used to generate a high-quality clock signal that maintains synchronicity between the electronic systems. The CDR topology proposed in this thesis can be used to support the development of ASIC that finds application in high-speed link communication systems in the clock distribution system of the High Luminosity Large Hadron Collider (HL-LHC) detectors at CERN. The thesis results from a study based on a theoretical analysis supported by simulations. This proposed work aims to describe the operation of a PLL-based CDR through a highlevel behavioural analysis in Verilog. Advanced analyses are performed by using the Cadence Simulation Platform for modelling the system and Python scripting for requirement definition and post-processing of the data. The dependency of the phase noise and jitter of the PLL is a topic that is relevant in systems designed for high-frequency synthesis, and the analysis of the jitter behaviour is required to minimize the noise contribution. During the design phase, each architectural choice comes with pros and cons, therefore high-level considerations are derived from this study. Different sources of noise are introduced and the effects on the CDR operation are studied to minimize the jitter contribution coming from the reference data stream and from the Digital Control Oscillator (DCO). Furthermore, three CDR topologies that differ from the implementation logic of the downsampler connected at the output of the phase detector are compared. The comparison is done in terms of architectural complexity, bandwidth, jitter, and time to lock. As a result of the study, it is possible to conclude that a different implementation of downsampler logic generates a different phase detector gain in the feedback system, changing the dynamics of the system and its behaviour both in the time and frequency domains. However, it is possible to compensate for the variation of the phase detector gain by selecting different parameters for the digital filter, making in principle the behaviour of the three solutions equivalent.", "language": "en", "element": "description", "qualifier": "abstract", "schema": "dc"}, {"key": "dc.description.provenance", "value": "Submitted by Paivi Vuorio (paelvuor@jyu.fi) on 2023-09-15T05:03:14Z\nNo. of bitstreams: 0", "language": "en", "element": "description", "qualifier": "provenance", "schema": "dc"}, {"key": "dc.description.provenance", "value": "Made available in DSpace on 2023-09-15T05:03:14Z (GMT). No. of bitstreams: 0\n Previous issue date: 2023", "language": "en", "element": "description", "qualifier": "provenance", "schema": "dc"}, {"key": "dc.format.extent", "value": "70", "language": "", "element": "format", "qualifier": "extent", "schema": "dc"}, {"key": "dc.language.iso", "value": "eng", "language": null, "element": "language", "qualifier": "iso", "schema": "dc"}, {"key": "dc.rights", "value": "In Copyright", "language": null, "element": "rights", "qualifier": null, "schema": "dc"}, {"key": "dc.subject.other", "value": "PLL-based CDR", "language": "", "element": "subject", "qualifier": "other", "schema": "dc"}, {"key": "dc.subject.other", "value": "High-speed Link communication systems", "language": "", "element": "subject", "qualifier": "other", "schema": "dc"}, {"key": "dc.subject.other", "value": "low-noise PLL", "language": "", "element": "subject", "qualifier": "other", "schema": "dc"}, {"key": "dc.title", "value": "Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate", "language": "", "element": "title", "qualifier": null, "schema": "dc"}, {"key": "dc.type", "value": "master thesis", "language": null, "element": "type", "qualifier": null, "schema": "dc"}, {"key": "dc.identifier.urn", "value": "URN:NBN:fi:jyu-202309155130", "language": "", "element": "identifier", "qualifier": "urn", "schema": "dc"}, {"key": "dc.type.ontasot", "value": "Master\u2019s thesis", "language": "en", "element": "type", "qualifier": "ontasot", "schema": "dc"}, {"key": "dc.type.ontasot", "value": "Pro gradu -tutkielma", "language": "fi", "element": "type", "qualifier": "ontasot", "schema": "dc"}, {"key": "dc.contributor.faculty", "value": "Matemaattis-luonnontieteellinen tiedekunta", "language": "fi", "element": "contributor", "qualifier": "faculty", "schema": "dc"}, {"key": "dc.contributor.faculty", "value": "Faculty of Sciences", "language": "en", "element": "contributor", "qualifier": "faculty", "schema": "dc"}, {"key": "dc.contributor.department", "value": "Fysiikan laitos", "language": "fi", "element": "contributor", "qualifier": "department", "schema": "dc"}, {"key": "dc.contributor.department", "value": "Department of Physics", "language": "en", "element": "contributor", "qualifier": "department", "schema": "dc"}, {"key": "dc.contributor.organization", "value": "Jyv\u00e4skyl\u00e4n yliopisto", "language": "fi", "element": "contributor", "qualifier": "organization", "schema": "dc"}, {"key": "dc.contributor.organization", "value": "University of Jyv\u00e4skyl\u00e4", "language": "en", "element": "contributor", "qualifier": "organization", "schema": "dc"}, {"key": "dc.subject.discipline", "value": "Elektroniikka", "language": "fi", "element": "subject", "qualifier": "discipline", "schema": "dc"}, {"key": "dc.subject.discipline", "value": "Electronics", "language": "en", "element": "subject", "qualifier": "discipline", "schema": "dc"}, {"key": "yvv.contractresearch.collaborator", "value": "public", "language": "", "element": "contractresearch", "qualifier": "collaborator", "schema": "yvv"}, {"key": "yvv.contractresearch.funding", "value": "0", "language": "", "element": "contractresearch", "qualifier": "funding", "schema": "yvv"}, {"key": "yvv.contractresearch.initiative", "value": "university", "language": "", "element": "contractresearch", "qualifier": "initiative", "schema": "yvv"}, {"key": "dc.type.coar", "value": "http://purl.org/coar/resource_type/c_bdcc", "language": null, "element": "type", "qualifier": "coar", "schema": "dc"}, {"key": "dc.rights.copyright", "value": "\u00a9 The Author(s)", "language": null, "element": "rights", "qualifier": "copyright", "schema": "dc"}, {"key": "dc.rights.accesslevel", "value": "openAccess", "language": null, "element": "rights", "qualifier": "accesslevel", "schema": "dc"}, {"key": "dc.type.publication", "value": "masterThesis", "language": null, "element": "type", "qualifier": "publication", "schema": "dc"}, {"key": "dc.subject.oppiainekoodi", "value": "4022", "language": "", "element": "subject", "qualifier": "oppiainekoodi", "schema": "dc"}, {"key": "dc.rights.url", "value": "https://rightsstatements.org/page/InC/1.0/", "language": null, "element": "rights", "qualifier": "url", "schema": "dc"}]
id jyx.123456789_89109
language eng
last_indexed 2025-02-18T10:55:45Z
main_date 2023-01-01T00:00:00Z
main_date_str 2023
online_boolean 1
online_urls_str_mv {"url":"https:\/\/jyx.jyu.fi\/bitstreams\/e066c91b-c346-4e68-b475-99cf8c8c4fcd\/download","text":"URN:NBN:fi:jyu-202309155130.pdf","source":"jyx","mediaType":"application\/pdf"}
publishDate 2023
record_format qdc
source_str_mv jyx
spellingShingle Marinaci, Stefano Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate PLL-based CDR High-speed Link communication systems low-noise PLL Elektroniikka Electronics 4022
title Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate
title_full Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate
title_fullStr Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate
title_full_unstemmed Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate
title_short Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate
title_sort study of a phase locked loop based clock and data recovery circuit for 2 5 gbps data rate
title_txtP Study of a Phase Locked Loop based Clock and Data Recovery circuit for 2.5 Gbps data-rate
topic PLL-based CDR High-speed Link communication systems low-noise PLL Elektroniikka Electronics 4022
topic_facet 4022 Electronics Elektroniikka High-speed Link communication systems PLL-based CDR low-noise PLL
url https://jyx.jyu.fi/handle/123456789/89109 http://www.urn.fi/URN:NBN:fi:jyu-202309155130
work_keys_str_mv AT marinacistefano studyofaphaselockedloopbasedclockanddatarecoverycircuitfor25gbpsdatarate